. .
.
Introduction to Verilog Abstraction Levels
.
.

Experiment #2 

 

Aim

 Introduction to Different Abstraction Levels in Verilog HDL

 

 



 

Objectives

 To understand the types of modelling and their programming syntax in the Verilog HDL

  •  Switch Level modeling
  •  Gate Level modeling
  •  Data Flow Level modeling
  •  Behavioral Modeling
  •  RTL Modeling



 

 

Cite this Simulator:

.....
..... .....
Copyright @ 2017 Under the NME ICT initiative of MHRD (Licensing Terms)
 Powered by AmritaVirtual Lab Collaborative Platform [ Ver 00.11. ]